In this paper a new approach to the placement problem is introduced. Although no general conclusion can be made on the effectiveness of the method, it appears that the method is at least comparable to that described in a recent paper [2] ,
INTRODUCTION
In the design of large electronic circuits or systems, one key problem which designers encounter is "layout". Because of its complexity, the layout problem is usually divided into two subproblems, namely: placement and routing. By placement, we mean the selection of locations, for example, on a board for individual modules in such a way to facilitate routing. The modules represent components or subsystems, which in many typical cases, are semiconductor chips with external leads called pins to be connected according to specifications. By routing, we mean the process of making the interconnections while satisfying various physical and economical constraints. Often, there exist conflicting requirements and goals in each subproblem, and there are possible trade-offs; therefore it is difficult to think about what constitutes an optimum layout design.
In this paper we will deal with only the placement problem, and we shall adopt the usual goal of minimizing the total routing length defined in an appropriate way.
Our approach differs from those in the literature [1] [2] [3] [4] in that throughout the process we bear in mind and depend on what can be done in the much simpler one-dimensional placement problem. Our approach can be separated into three phases, each one is to achieve a specific aim which is easily understood. Wherever possible, we shall comment on the theoretical implication of each problem. Both constructive and iterative algorithms will be developed. The complexity of computation of each proposed algorithm is analyzed and is found to depend on the cubic power of the number of modules.
Phase one deals with the decomposition of all modules into horizontal blocks and vertical blocks.
The aim is to minimize the number of -2- interconnections between vertical blocks and between horizontal blocks, thus more or less reducing the problem to a linear placement problem.
Two methods are presented, one constructive and one iterative. From the examples which we have tried, the iterative method can follow the constructive method to yield the best results. At the conclusion of this phase, each module must belong to one horizontal block and one vertical block. The second phase deals with the determination of an optimum ordering of both the horizontal blocks and the vertical blocks.
The purpose of this is to minimize the routing length. Here we depend on a recently worked out algorithm of linear placement [5] . Finally, in phase three, we perform the mop-up process to improve still the result.
We introduce an iterative improvement algorithm to further reduce successively the total routing length by permuting modules on the same row or on the same column.
Three examples are used to test and evaluate our methods. These are summarized in Section VII along with some comparisons with existing methods.
II. PRELIMINARY REMARKS AND EXAMPLES
Consider a two-dimensional board on which modules are to be placed.
The board is characterized in terms of a finite array of slots. A slot is a point in an xy-coordinate system. Modules are the entities which are to be assigned to slots to achieve some form of optimum results. Obviously, one module can occupy one and only one slot, and on each slot not more than one module is allowed.
Modules contain pins for connection by physical wires to form signal nets. In other words, a signal net is a set of pins which must be inter- -3- connected to have the same potential. In treating the placement problem it is customary to disregard the pins but rather consider modules as the basic entity. In the routing problem the interconnection of pins is then taken up. Thus, each signal net in the placement problem becomes a set of modules and signal nets specification defines the connection of all modules.
Let B = fb ,b2,...,b } be the set of all modules and S = {sn,s0,...s } Let the board have p rows and q columns of slots. We may assume that the number of modules is equal to n = pxq without loss of generality, because dummy modules which are not connected can always be introduced.
Consider an example of a three by three board with five signal nets and nine modules. The connection matrix is Note in the last two rows it is seen that the two signal nets are associated with the same two modules. This means that they actually connect different pins of the same modules. Assume that the modules are placed as in Fig. 1 , one possible interconnection is shown.
We wish first to comment briefly on what we mean by routing length.
•4-First, it is meaningful to define the distance between two adjacent slots, either vertical or horizontal, as one unit length. Next, we define the routing length of a signal net as the half-perimeter of the smallest rectangle which encloses the modules in the signal net. Thus in Fig. 1 to 80% of the signal nets are associated with only two or three modules.
Finally the half-perimeter measure incorporates into consideration to some degree the ability of routing a signal net without being blocked by others. The interconnection graphs are shown in Fig. 3a and Fig. 3b . It is found that for this decomposition E = 5 and EV = 2, which is an improvement over the first one.
In the second phase of our method we take into consideration the routing length. So far we have decomposed modules into blocks, but we have not decided on the ordering. We shall use a linear placement algorithm to find the optimum ordering for both the horizontal blocks and the vertical blocks. The goal is to minimize the total routing length. The routing length for a particular placement is equal to the sum of the routing length for each signal set. Since we use the half-parameter definition for the routing length of a signal net, it is easy to show that the total routing length for a given placement is equal to the sum of the routing point. Therefore, we should be aware of the limitation of our approach discussed so far. Because of this and other reasons, further improvement is possible. We now enter the third phase which is an iterative improvement scheme. By permuting modules on the same row and on the same column we can further reduce the total routing length. This will be discussed in Section V.
III. DECOMPOSITION
The examples of the previous section illustrate the concept of decomposition. In this section we will state the problem in a more edges in an H-graph, corresponding to the signal net. These edges constitute a linear tree structure among the r blocks. In the same fashion we define the V-graph which has p nodes representing the p V-blocks. Our problem is to find a decomposition in which the total number of edges in the two graphs, E = E +E , is a minimum among all possible decompositions.
This problem is similar to the graph partition problem [6, 7] which is an NP-complete problem in the sense of Cook and Karp [8] . Therefore -8-we need to develop efficient heuristic algorithms. In the following we will first present a constructive algorithm and then an iterative method.
III.l. A constructive method
The constructive method selects modules, one at a time, based on an evaluation function which measures signal net connectivity to modules already selected and then decide which H-block and V-block the selected module belongs to. Otherwise, if i < p, then set FLAG = 0 and j = i+1 and go to STEP 5; else STOP.
The constructive algorithm is a quick and straight-forward method whose solution is not optimum but may be close to it. Obviously, the soLution is affected by the module which is chosen arbitrarily in STEP 1.
Furthermore, the solution is obtained by checking at local interconnections only.
III.2. An iterative method
The iterative method proposed here is performed more in a global way than the customary strategy of iteratively interchanging modules.
The process in which a set of specified modules is reassigned to H-blocks or V-blocks in order to minimize the total number of edges is iterated until no improvement is achieved. The main idea is based on the maximum matching algorithm in a bipartite graph proposed in [9] and can be solved with the Hungarian method. The idea has been adapted in papers [4] and [10] ,where a minimum matching algorithm is used to minimize the total routing length for unconnected signal nets.
Consider, for example, the first V-block, C-, and let us reassign the modules in C^to different H-blocks. Let C^= {b1,b2,...,b }and bi be a member of the H-block C. . Since elements in the V-blocks are not changed, any reduction in the number of edges in the H-graph by reassignment will not affect Ev. We will introduce a q by q cost matrix 
Thus we manage to reduce E by two without affecting EV.
The above process is next applied to the first H-block C^. We will be able to decrease E while maintaining Eh fixed. The process then minimized. This is a linear placement problem [5,ll] . 
i=l The linear placement algorithm to be used is the e-algorithm -12-developed in [5] .
The e-algorithm produces a feasible solution whose cost is not more than (1+e) times the cost of the optimum solution.
Thus, the smaller the value of e, the better the solution; however the computation time and the required memory space will be larger. We have found with i. = 1.5, the computation time is about one tenth of that required for obtaining the optimum solution. 
We can show that this decomposition has the smallest number of interconnection edges among all decompositions. Interconnections among V-blocks and H-blocks are given in Fig. 9 , and the number of edges is given by EV = 9 and Eh = 6.
-14-
The best linear ordering for this decomposition is given by Oh =(c1\c2h) ov =(Cl\c3v(c2v) (12) and is shown in Fig. 10 . The total routing length is equal to 18 (Lh = 12
and L = 6). The placement determined by this decomposition and linear ordering is shown in Fig. 11 .
We can show that by making permutations within a row or a column, we can further reduce the routing length. In Fig. 11 , we have changed the placement of C« from {2,6,4} to {2,4,6}, and the total routing length has been reduced to L = 17. This is shown in Fig. 12 . It is seen that this new ordering changes the elements in V-blocks as C/ = {1,2} C2V = {4,5} (13) C3V = {3,6}
The total number of edges in the V-blocks has actually be increased to ten. Thus, a shorter routine length has been obtained, which corresponds to a decomposition with larger number of edges. There are q modules in a V-block, thus we need 0(q ) operations to solve the maximum matching algorithm. Suppose we repeat the process for every V-block and every H-block, we need 0(pq ,qp ) operations or 2 0(n ) operation.
VI.2. Linear placement phase
The complexity of computation for the e-algorithm is a function of e, 6, a and the number of modules. The e-algorithm with e = 1.5 (which is used in our program) requires 0(6axnumber of modules ) in our experimental result. There are 6p and 6q signal nets for H-block and V-block, respectively. Therefore we need 0(6opq ,6aqp ) operations 3 or 0(6on ) operations.
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VI.3. Iterative improvement phase
Suppose we apply the e-algorithm with e = 1.5 to every H-block and every V-block, we need 0(6apq5,6crqp5) or 0(6an3) operations.
VII. EXPERIMENTAL RESULTS
In order to check and compare the results of our algorithms with others, the algorithms were programmed and tested for three examples in a real problem. The program was written in FORTRAN and run on CDC6400
Example logic graphs were obtained from Stevens1 dissertation [12] .
They represent three boards of the ILLIAC IV computer. The smallest,
intermediate and largest problems (67, 108 and 151 modules) appearing in [12] were chosen and these examples are referred as Example 1, 2 and 3 in this paper.
Stevens used the actual dimensions of ILLIAC IV boards as the grid size, i.e., there are 10x15 internal card locations and fifteen I/O connector location in one row on the bottom of the board. We reduced the grid size to 5x15 and 8x15 for Example 1 and 2, respectively. The statistics for the example logic graphs are shown in Table 1 .
VII. 1. Decomposition phase
For each example problem, first the Constructive method was applied and then the Iterative method was used to improve the solution. Number of edges required at the end of the Constructive method and part of the Iterative method are shown in Table 2 and Table 3 , respectively. Also included is the computation time for performing each method. In the Iterative method the process is iterated until no further improvement is achieved for any one of the H-blocks or V-blocks.
It has been debated in the literature whether it is better to use -17-a random start followed by an iterative-improvement or to use a constructiveinitial solution followed by an iterative-improvement. The results for five random starts are shown in Table 4 . In our experimental results the random start approach is always inferior to the constructive-initial start approach in both the value of the solution and the computation time.
VII.2. Linear placement phase
The e-algorithm with e = 1.5 is applied to find a linear ordering of H-blocks and V-blocks which were obtained by the Decomposition phase. The total routing length of interconnections and computation time for determining a linear ordering are shown in Table 5 .
VII.3. Iterative improvement phase
The e-algorithm with e = 1.5 is also applied to find a linear ordering of modules in each H-block and in each V-block. The improvement process is iterated until no further improvement is achieved for any one of the H-blocks or the V-blocks. The results are shown in Table 6 .
VII.4. Comparisons with other methods
Until now there are only a few formal placement algorithms which have been proposed. In [2] , some of the placement algorithms were programmed and tested for some example logic graphs. In order to compare the results of our algorithms with theirs, we used the same example (Example 3) as was tested in [2] .
Our final result for Example 3 was that the total routing length of interconnections was equal to 2098 and the computation time for obtaining the solution was 66.93 seconds. In [2] the length of a signal net is estimated by the rectilinear distance and the minimum spanning tree. We have to transform our estimation to the one used in [2] in order to The other three methods tested in [2] could not find a solution with shorter total routing length.
The method proposed here which consists of decomposition, linear placement and iterative improvement found a solution with total routing length which is 5% longer than the best solution [2] . On the other hand, our method which consists of only the first two phases yielded a much better solution than the conventional constructive method [2] . With respect to computation time, we could not compare each algorithm, since the computer used in [2] is not specified. We feel that with one example it is difficult to comment on the efficiency of one method over another.
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